

CLAIMS

- 1 1. An interface system comprising:
2 a transmitting subsystem; and
3 a receiving subsystem, including:
4 a plurality of recovery circuits, with each one of the plurality of recovery circuits
5 dedicated to recover N parallel data streams from a single serial bit stream; and
6 an aligner receiving multiple ones of the N parallel data streams, determining the
7 degree of misalignment among groups of multiple ones of the N parallel data streams
8 and repositioning to compensate for said misalignment.
- 1 2. The interface system of claim 1 wherein N=4.
- 1 3. The interface system of claim 1 further including a first module operatively
2 coupled to the transmitting subsystem.
- 1 4. The interface system of claim 3 further including a second module operatively
2 coupled to the receiving subsystem.
- 1 5. The interface system of claim 1 wherein the aligner includes
2 parallel sets of storage devices;
3 a plurality of multiplexers wherein each multiplexer is operatively coupled to a
4 selected set of the parallel sets of storage devices; and
5 a controller that generates control signals that drive each of the multiplexer.
- 1 6. The interface system of claim 4 further including a memory sub-system
2 operatively coupled to the plurality of multiplexers.
- 1 7. The interface system of claim 5 wherein each one of the parallel sets of storage
2 devices includes M serially coupled multi-bit latches.

- 1 8. The interface system of claim 7 wherein M=3.
- 1 9. An aligner including:
2 parallel sets of storage devices;
3 a plurality of multiplexers wherein each multiplexer is operatively coupled to a
4 selected set of the parallel sets of storage devices; and
5 a controller that generates control signals that drive each of the multiplexer.
- 1 10. The aligner of claim 9 wherein the controller includes a processor executing a
2 program.
- 1 11. A method of processing data comprising the steps of:
2 receiving multiple streams of serial data;
3 generating from each one of the multiple stream of serial data a group of parallel
4 bit streams;
5 storing in a computer memory information representing different groups of
6 parallel bit streams;
7 searching the memory with a programmed computer to detect a predetermined
8 bit pattern in said information; and
9 using said programmed computer to adjust the predetermined bit pattern for all
10 groups until said bit pattern is linearly aligned within said computer memory.

- 1 12. The method of claim 11 wherein the predetermined bit pattern includes 0101.

add B'3
Added C 1
Red